WHAT IS CLAIMED IS:

1	1. A process variable transmitter, comprising:		
2	a first phase-locked loop having a first bandwidth producing a first output signal,		
3	and operable to lock into a frequency of an input signal;		
4	a second phase-locked loop having a second bandwidth narrower than the first		
5	bandwidth, producing a second output signal, and operable to lock into the frequency of		
6	the input signal with greater accuracy and greater immunity to noise than the first phase-		
7	locked loop; and		
8	a switch operable to switch an output signal of the process variable transmitter		
9	between the first output signal and the second output signal.		
1	2. The process variable transmitter of claim 1 wherein		
2	the second phase-locked loop generates a lock indicator signal when the second		
3	phase-locked loop is locked into the frequency of the input signal, and		
4	the switch switches between the first output signal and the second output signal		
5	based on a status of the lock indicator signal.		
1	3. The process variable transmitter of claim 1 wherein at least one of the first		
2	phase-locked loop and the second phase-locked loop comprises:		
3	a phase sensitive detector operable to receive the input signal and to produce a		
4	detector output signal;		
5	a loop filter operable to receive the detector output signal and to produce a filtered		
6	signal; and		
7	a voltage controlled oscillator operable to receive the filtered signal and to		
8	produce an oscillator signal,		

Client Ref. No.: 00,012

wherein the phase sensitive detector is further operable to receive the oscillator signal as a feedback signal of the at least one of the first phase-locked loop and the second phase-locked loop.

- 1 4. The process variable transmitter of claim 3 wherein the switch and each of 2 the phase sensitive detector, the loop filter and the voltage controlled oscillator of at least 3 one of the first and second phase-locked loops are implemented in a software process.
 - 5. The process variable transmitter of claim 4 wherein the switch and each of the phase sensitive detector, the loop filter and the voltage controlled oscillator of at least one of the first and second phase-locked loops is implemented in the software process on a single digital signal processor chip.
 - 6. The process variable transmitter of claim 3 wherein the phase sensitive detector of at least one of the first and second phase-locked loops comprises a Hilbert transformer.
 - 7. The process variable transmitter of claim 6 wherein the at least one of the first and second phase-locked loops comprises a heterodyning module operable to heterodyne the input signal prior to processing the input signal with the Hilbert transformer.
 - 8. The process variable transmitter of claim 1 further comprising an amplitude detector operable to sense an amplitude of the input signal and to generate a low flow signal when the amplitude of the input signal is below a user-controlled value.
 - 9. The process variable transmitter of claim 8 further comprising a pre-filter operable to filter the input signal prior to processing by at least one of the first phase-

- 3 locked loop and the second phase-locked loop, and wherein, based on a status of the low
- 4 flow signal,
- a fixed center frequency of the second phase-locked loop is switchable between
- 6 the first output signal and $2\pi f_{ph}$, where f_{ph} is a high cut-off frequency of the pre-filter,
- 7 the pre-filter is switchable between an ON state and an OFF state, and
- 8 the switch switches the output signal of the process variable transmitter to the
- 9 second output signal.
- 1 10. The process variable transmitter of claim 1 further comprising a self-2 validating module operable to generate validated uncertainty parameters including a
- 2 validating module operable to generate validated uncertainty parameters including a
- 3 measurement value and an uncertainty value relating to the quality of the measurement
- 4 value.

- 1 The process variable transmitter of claim 10 wherein the validated
- 2 uncertainty parameters generated by the self-validating module include a measurement
- 3 status variable.
- 1 12. The process variable transmitter of claim 10 wherein the self-validating
- 2 module is implemented in a software process.
- 1 13. The process variable transmitter of claim 1 wherein the process variable
- 2 transmitter comprises a vortex flowmeter.
- 1 14. A vortex flowmeter comprising:
- a flow sensor operable to sense pressure variations due to vortex-shedding of a
- 3 fluid in a passage and to convert the pressure variations to a flow sensor signal, in the
- 4 form of an electrical signal having sinusoidal characteristics; and

3

4

1

2

3

Attorney Docket No.: 02052-100001

from among the PLL output signals...

Client Ref. No.: 00,012

5

6

7

8

9

10

11

12

a signal processor operable to receive the flow sensor signal and to generate an
output signal corresponding to the pressure variations due to vortex-shedding of the fluid
in the passage, the signal processor comprising:
phase-locked loops (PLLs) having different characteristics from each other
and operable to receive the flow sensor signal and lock onto the flow sensor signal, and
produce PLL output signals indicative of the flow sensor signal, and
a switch for switching the output signal generated by the signal processor

- 1 15. The vortex flowmeter of claim 14 wherein the signal processor is 2 implemented by a software process in a digital signal processor chip.
 - 16. The vortex flowmeter of claim 14 wherein a first one of the PLLs is operable to lock onto the flow sensor signal faster than any other PLL, and a second one of the PLLs is operable to lock onto the flow sensor signal with greater accuracy and greater immunity to noise than the first PLL.
 - 17. The vortex flowmeter of claim 16 wherein the switch switches the output signal generated by the signal processor from an output signal of the first PLL to an output signal of the second PLL when the second PLL locks onto the flow sensor signal.
- 1 18. The vortex flowmeter of claim 14 further comprising an amplitude 2 detector operable to detect an amplitude of the flow sensor signal, wherein the amplitude 3 detector generates a low flow signal when the amplitude of the flow sensor signal is 4 below a user-controlled value.
- 1 19. The vortex flowmeter of claim 18 further comprising a filter operable to filter the flow sensor signal prior to processing by the slow PLL.

1	20. The vortex flowmeter of claim 19 wherein the filter is switchable between		
2	an ON state and an OFF state, and is switched to the ON state based on the low flow		
3	signal.		
1	21. A method of determining a flow rate sensed by a vortex flowmeter, the		
2	method comprising:		
3	inputting to a signal processor an input signal having sinusoidal characteristics,		
4	the signal processor comprising a first phase-locked loop (PLL) having a first bandwidth		
5	and a second PLL having a second bandwidth narrower than the first bandwidth;		
6	locking into the frequency of the input signal using the first PLL, the first PLL		
7	having a fast loop filter having a large natural frequency to enable the first PLL to lock		
8	quickly into the frequency of the input signal;		
9	locking into the frequency of the input signal accurately using the second PLL,		
10	the second PLL having a slow loop filter having a small natural frequency to enable the		
11	second PLL to lock into the frequency of the input signal more accurately and with		
12	greater immunity to noise than the first PLL;		
13	generating a lock indicator signal when the second PLL is locked into the		
14	frequency of the input signal; and		
15	switching an output of the signal processor from between an output signal		
16	produced by the first PLL and an output signal produced by the second PLL based the		
17	lock indicator signal.		
1	22. The method of claim 21 wherein switching the output of the signal		
2	processor comprises switching the output of the signal processor from the output signal		
3	of the first PLL to the output signal of the second PLL when the lock indicator signal		

indicates that the second PLL is locked into the frequency of the input signal.

2

3

1

2

3

4

3

4

5

6

7

8

9

4

5

Attorney Docket No.: 02052-100001 Client Ref. No.: 00,012

23.	The method of claim 21 further comprising providing the output signal of
the first PLL	to the second PLL as an initial condition frequency of the second PLL to
assist lock-in	by the second PLL.

- 24. The method of claim 21 further comprising switching the output of the signal processor from the from the second PLL output signal of the second PLL to the output signal of the first PLL when the lock indicator signal indicates that the second PLL is out of lock with the frequency of the input signal.
- 25. A signal processing apparatus for acquiring a frequency of an input signal, the apparatus comprising:
 - a first phase-locked loop operable to lock into the frequency of the input signal; a first lock indicator for generating a first lock indicator signal based on whether the first phase-locked loop is locked into the frequency of the input signal;
 - a self-validating module operable to generate validated uncertainty parameters based on the first lock indicator signal, wherein the validated uncertainty parameters include a measurement value corresponding to the output signal and an uncertainty value relating to the quality of the measurement value.
- 1 26. The signal processing apparatus of claim 25 further comprising: 2 a second phase-locked loop operable to lock into the frequency of the input 3 signal; and
 - a second lock indicator for generating a second lock indicator signal based on whether the second phase-locked loop is locked into the frequency of the input signal,
- wherein the self-validating module is operable to generate validated uncertainty parameters based on the first and second lock indicator signals.

Attorney Docket No.: 02052-100001 Client Ref. No.: 00,012

The signal processing apparatus of claim 25 wherein the validated 1 27.

uncertainty parameters generated by the self-validating module include a measurement 2

3 status variable.